Logic components comprising organic field effect transistors

ABSTRACT

The invention makes it possible, for the first time, to produce, despite conventional p-type MOS technology, fast logical gates based on organic field effect transistors. This is primarily due to the early saturation effect of OFETs having very thin semi-conducting layers, and, furthermore, to the use of OFETs having specific properties as the organic logic components and to a novel layout of the circuit containing these logic components.

This application is a 371 of PCT/DE03/00843 filed on Mar. 14, 2003

The invention relates to logic components comprising organic field effect transistors, the switching speed of which is increased by replacing the resistors.

Logical gates such as NAND, NOR, or inverters are the elementary components of an integrated digital electronic circuit. The switching speed of the integrated circuit depends on the speed of the logical gates and not on the speed of the individual transistors. In conventional silicon semiconductor technology these gates are made using both n-type and p-type transistors and are thus very quick-acting. In the case of organic circuits this cannot be achieved because there are no adequately stable n-type semiconductors. This means that organic circuits have to include a conventional resistor instead of the n-type transistor.

A disadvantage of these logical gates made up of organic field effect transistors is that either they switch slowly (when the switching current, ie the integrals below the current voltage characteristic, differ considerably) or they cannot be switched off (when the voltage level difference in the current-voltage diagram is too small.

It is thus an object of the present invention to provide a logical gate made up of organic field effect transistors, in which the missing “classical” n-type transistors are replaced by components other than classical resistors.

The present invention relates to a logical gate comprising at least one first and one second organic field effect transistor (OFET), in which the first OFET is a p-type OFET and the second OFET can serve in the logical gate as a resistor.

According to one embodiment, the first OFET has an extremely thin semi-conducting layer or a negative threshold voltage.

According to another embodiment the logical gate comprises first and second OFETs each having an extremely thin semi-conducting layer or a negative threshold voltage.

According to a further embodiment, the second OFET without gate potential in the logical gate has OFF currents that are only approximately one order of magnitude lower than the ON currents so that the second OFET can be switched off by applying a positive gate potential.

According to one embodiment, the logical gate comprises at least four OFETs (cf FIG. 6).

According to another embodiment, the logical gate 2 has data lines (input and output), which have different potentials. By an “OFET that can serve in the gate as a resistor” is meant in this case either an OFET which has an extremely thin organic semi-conducting layer (ca from 5 to 30 nm) or an OFET in which the conductivity of the organic semi-conducting layer is reduced by special treatment (for example hydrazine treatment and/or special oxidation) such that the OFF currents are lower than the ON currents by only approximately one order of magnitude.

The “OFF current” is the current which flows when there is no potential between the gate electrode and the source electrode and the “ON current” (for p-type OFETs) is the current which flows when there is a negative potential difference between the gate electrode and the source electrode.

By a “classical resistor” we mean here a component having a linear current-voltage curve.

The invention is explained in greater detail below with reference to the drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIGS. 1 and 2 shows the prior art

FIG. 1-7 shows an embodiment of the present invention

When a classical resistor is used (cf FIGS. 1 and 2, prior art) the logical gates switch either too slowly (FIG. 1) or cannot be switched off(FIG. 2).

FIG. 1 depicts a current-voltage diagram showing the ON curve 1 and the OFF curve 2. These characteristic curves correspond to the switched-on and the switched-off states respectively. The points of intersection 3 and 4 of the curves with the resistance curve 5 correspond to the switching points of the inverter. The output voltage swing 6 of the inverter is very large, which means that the inverter can be readily switched on and off. However, the switching currents 7 and 8 are different (the shaded areas below the curves correspond to the switching current). This means that the inverter can be quickly switched to “high” but only slowly to “low”.

FIG. 2 again shows the prior art, the second case thereof, in which although the switching currents 9 and 10 are of an equal order of magnitude the voltage level difference 11 is too small. As a result, the corresponding inverter cannot be fully switched off.

FIG. 3 finally shows a current-voltage curve of a logical gate of the invention.

The current voltage diagram of a logical gate such as is shown in FIG. 3 comprises at least one OFET with an extremely thin semi-conducting layer as substitute for a classical resistor.

Due to an observed but not fully explained effect (very early saturation by reason of a very thin semiconductor layer or a negative threshold voltage), OFETs having extremely thin semi-conducting layers of from 5 to 30 nm, preferably from 7 to 25 nm, and more preferably from 10 to 20 nm have a specific output characteristic field as shown diagrammatically in FIG. 3.

The voltage level difference 12 is large enough to make it possible to completely switch off the inverter and the switching currents 13 and 14 are identical in size so that the inverter can switch quickly. Another advantage is the value of the switching current, which is very high on this type of transistor. Due to the thin semi-conducting layers, the transistors pass from the rising edge 15 very steeply into the saturation region 16. This behavior of the output characteristic makes it possible to construct logical circuits in conventional p-type MOS technology which show large charging voltages. As a result, the switching speed of the components is high. The purpose of the invention is to utilize this effect for the production of fast logical gates. These gates are fast and can at the same time be easily switch off, despite the use of conventional p-type MOS technology.

The replacement of the classical resistor can alternatively be accomplished by special treatment of the semi-conducting layer of an OFET and the use of a special circuit layout for the logic devices.

Typical OFETs have very low OFF currents when operated without gate potential.

Special treatment of the organic semi-conductor can cause the OFF currents to be only approximately one order of magnitude lower than the ON currents (for example by hydrazine treatment or by special oxidation). These particular OFETs can then still be switched off by the application of a positive gate potential. This provides an OFET that can be switched on by a negative gate potential and switched off by a positive gate potential (like an n-type transistor). This effect is utilized by the invention (in addition to the aforementioned effect arising from extremely thin semi-conducting layers), in order to produce fast logic devices. The basic element of these logic devices is the connection of at least two OFETs in series of which the flow channels are of different dimensions such that without a gate potential the flow channel of one of the OFETs is distinctly more conductive than that of the other OFET. As a result, the supply voltage applied to the two flow channels only drops in the case of the less conductive flow channel.

Switching takes place by the application of a negative gate potential to the OFET having the less conductive flow channel and the simultaneous application of a positive gate potential to the OFET having the more conductive flow channel.

FIG. 5 shows the current voltage diagram of such a logical gate. In FIG. 5, the 0 V characteristic curve 31 illustrates a first point A′ at high current corresponding to the currents in the OFET transistors A₁, A₂, FIG. 6 and a second point B′ at a low current corresponding to the low currents in the OFET transistors B₁, B₂ FIG. 6. Due to the special circuit layout or the special circuit layout in conjunction with a treatment of the semi-conducting layer, both characteristic curves are subjected to a shift, which results in a high voltage level difference and at the same time a high switching current. An inverter comprises two of these basic elements, i.e., it has at least four transistors. The switching operation of the inverter is achieved by switching on two of the transistors, e.g., OFET transistors A₁, A₂ and at the same time switching off the other two, e.g., OFET transistors B₁ and B₂.

The invention is explained below with reference to a number of embodiments:

First of all we will deal with two embodiments relating to the current voltage diagram shown in FIG. 5:

FIG. 6 shows the circuit of an inverter and FIG. 7 the circuit of a ring oscillator. In order to obtain logically functional components, two pairs of transistors are required, since a positive voltage is required to switch off one transistor and at the same time a negative voltage to switch on the other. In order to obtain these different voltages, two of the aforementioned basic elements are interconnected such that one will provide a positive voltage at its output and the other a negative voltage. An inverter based on this novel circuit technology thus has two inputs and two outputs, the potential at the outputs of each will be zero (0V) or a positive or negative voltage (+/−V).

In FIG. 6, an inverter circuit is shown comprising four series connected OFET transistors A₁, A₂, B₁ and B₂. Representative transistor A₁ comprises a semiconductor layer 32, a gate electrode 30, a drain electrode 34 and a source electrode 36 all supported on a substrate (not shown). The other transistors A2, B1 and B2 are constructed similarly. The drain/source electrodes are connected in series as shown. FIG. 6 shows the inverter embodiment, in which the circuitry is an important factor. The supply voltage is available at point 1, which in this case is +/−V. Point 4 is the ground connection. The gate electrodes receive the applied switching signals at the points denoted by 3 which symbolize the inputs and the junction between the respective source and drain electrodes of adjacent transistors such as transistors A₁, B₁ are those denoted by points 2 which symbolize the outputs of the inverter. Logical “low” is achieved when no potential is available at the outputs 2. Logical “high” means that +/−V are available at the output 2 of the inverter. That is to say, the data line comprises two lines, on which different potentials are available.

C-type MOSs use an input which is split, but the potential is the same after splitting.

Unlike the aforementioned inverter, which has at least four OFETs, a conventional c-type MOS inverter, for example, consists of two transistors. When there is 0V at the input, transistor 1 is conductive and the other, 2, is non-conductive (the supply voltage thus drops at 2). When there is a negative potential, 1 will be non-conductive and 2 will be conductive (the supply voltage is thus available at 1)

FIG. 7 shows a ring oscillator. For this circuit an uneven number of inverters are interconnected by connecting the output of one to the input of the next inverter. The last inverter is then connected in like fashion to the first inverter so as to form a ring. The purpose of a ring oscillator is to allow the signal to pass continuously through the ring by constant switching of the succeeding inverter.

FIG. 4 shows some embodiments of the logic components comprising OFETs having extremely thin semi-conducting layers:

Inverter 22, NOT-OR 23, NOT-AND 24, ring oscillator 25. The graphical symbol 21 symbolizes a p-type OFET.

An inverter 22 can be a transistor connected to a resistor. A signal (“high” or “low”) applied to the input is reversed (inverted) and then made available at the output (as “low” or “high”). In order to obtain a logical NOT-OR, two transistors can be connected in parallel. The states are passed on to the output by the application of an input voltage according to the table “low ”=“0 ”; “high ”=“1 ”). A NOT-AND can be realized in analogous manner by connecting the transistors in series.

Another embodiment (not shown) is a logical gate, eg, a flip-flop, which could be formed from these OFETs.

Advantageously, the logical gates are produced by (spray) coating, knife coating, printing or some other manufacturing process, which may be carried out as a continuous process.

The invention makes it possible, for the first time, to produce, despite conventional p-type MOS technology, fast logical gates built up of organic field effect transistors. This is primarily due to the early saturation effect of OFETs having very thin semi-conducting layers, and, furthermore, to the use of OFETs having specific properties as the organic logic components and to a novel layout of the circuit containing these logic components. 

1. A logic gate, comprising: at least one first and one second interconnected organic field effect transistor (OFET) forming said logic gate, each OFET transistor including an organic semi-conductor layer, said at least one first and at least one second OFET each including a gate, of which transistors said at least one first and one second OFET are each a p-type OFET, said at least one second OFET having an organic semi-conductor layer exhibiting a thickness sufficiently thin that reduces the conductivity of this layer so that said organic semiconductor layer serves as a resistor of such an increased value in the logic gate or, wherein, the at least one second OFET semi-conductor layer is treated to reduce its conductivity to a value that is equivalent of the conductivity of said sufficiently thin organic semiconductor layer such that the reduction in conductivity of the organic semi-conductor layer of said at least one second OFET and the corresponding increase in the resistance of said organic semi-conductor layer of said at least one second OFET due to the reduced conductivity is such that said at least one second OFET without a gate potential exhibits OFF currents that are approximately one order of magnitude lower than the ON currents of the first OFET so that said at least one second OFET is switched off by an applied positive gate potential and switched on by an applied negative gate potential.
 2. The logic gate as defined in claim 1, in which said first OFET semi-conductor layer has a thickness of from about 5 to about 30 nm.
 3. The logic gate as defined in claim 1, wherein the organic semi-conductor layer of said first and second OFETs each have a thickness of from about 5 to about 30 nm.
 4. The logic gate as defined in claim 1 which comprises at least four of said OFETs.
 5. The logic gate as defined in claim 2 which comprises at least four of said OFETs.
 6. The logic gate as defined in claim 3 which comprises at least four of said OFETs.
 7. The logic gate as defined in any one of the previous claims having two data lines forming a respective input and an output, summing up to four data lines total, and which have different potentials.
 8. The logic gate as defined in claim 1, in which said first OFET organic semi-conducting layer has a negative threshold voltage.
 9. The logic gate as defined in claim 1, wherein the organic semiconducting layer of said first and second OFETs each have a negative threshold voltage. 